

PATENTS  
ALT-195 CON  
(A612 C1)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
PATENT APPLICATION

Applicants : Edward Flaherty et al.  
Filed : Herewith  
For : CONFIGURATION AND/OR RECONFIGURATION  
OF INTEGRATED CIRCUIT DEVICES THAT  
INCLUDE PROGRAMMABLE LOGIC AND  
MICROPROCESSOR CIRCUITRY

New York, New York 10020  
February 17, 2004

Mail Stop PATENT APPLICATION  
Hon. Commissioner for Patents  
P.O. Box 1450  
Alexandria, Virginia 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. §§ 1.56 and 1.97, applicants  
hereby make the following documents of record in the  
above-identified patent application:

U.S. PATENTS

Freeman et al.	5,432,719	July 11, 1995
Trimberger	5,703,759	December 30, 1997
Hung	5,781,756	July 14, 1998
Bauer	5,787,007	July 28, 1998
Curd et al.	5,949,987	September 7, 1999
New	6,046,603	April 4, 2000
New	6,054,871	April 25, 2000

Smith	6,085,317	July 4, 2000
Jefferson et al.	6,215,326	April 10, 2001
Philips et al.	6,307,877	October 23, 2001
Herrmann et al.	6,408,432	June 18, 2002
Raza	6,628,656	September 30, 2003

#### OTHER DOCUMENTS

Jonathan Rose et al., "Architecture Of Field-Programmable Gate Arrays," Proceedings of the IEEE, vol. 81, No. 7, pp. 1014-1041, July 1993.

F. Zlotnick et al., "A High Performance Fine-Grained Approach To SRAM Based FPGAs," Wescon '93 Conference Record, September 28-30, 1993, pp. 321-326.

A. McKenzie et al., "A Versatile Application Bootload for Field Programmable SOC," Technical Developments, Motorola, Inc., Schaumburg, IL, Vol. 39, September 1999, pp. 77-79.


R. May et al., "FPGA Configuration Data Manipulation," Technical Developments, Motorola, Inc., Schaumburg, IL, Vol. 39, September 1999, p. 80.

The aforementioned documents, which are listed on the accompanying Form PTO-1449 (submitted in duplicate), are of record in parent U.S. Patent Application No. 09/879,303, filed June 12, 2001, from which priority is claimed. Accordingly, pursuant to 35 C.F.R. § 1.98(d), copies of these documents are not provided.

It is respectfully requested that these documents be (1) fully considered by the Patent and Trademark Office during examination of this application; and (2) printed on any patent which may issue on this application. Applicants request that a

copy of Form PTO-1449, as considered and initialed by the Examiner, be returned with the next communication.

Respectfully submitted,

A handwritten signature in cursive script, appearing to read "Garry J. Tuma", is written over a horizontal line.

Garry J. Tuma  
Registration No. 40,210  
Attorney for Applicants

FISH & NEAVE  
Customer No. 36,981  
1251 Avenue of the Americas  
New York, New York 10020-1104  
(212) 596-9000

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANTS	ATTY. DOCKET NO. <b>ALT-195 CON</b>	APPLICATION NO.
	APPLICANTS <b>Edward Flaherty et al.</b>	CONFIRMATION NO.
	FILING DATE <b>Herewith</b>	GROUP

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,432,719	07/11/95	Freeman et al.			
	5,703,759	12/30/97	Trimberger			
	5,781,756	07/14/98	Hung			
	5,787,007	07/28/98	Bauer			
	5,949,987	09/07/99	Curd et al.			
	6,046,603	04/04/00	New			
	6,054,871	04/25/00	New			
	6,085,317	07/04/00	Smith			
	6,215,326	04/10/01	Jefferson et al.			
	6,307,877	10/23/01	Philips et al.			
	6,408,432	06/18/02	Herrmann et al.			
	6,628,656	09/30/03	Raza			

## FOREIGN DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
	Jonathan Rose et al., "Architecture Of Field-Programmable Gate Arrays," Proceedings of the IEEE, vol. 81, No. 7, pp. 1014-1041, July 1993.
	F. Zlotnick et al., "A High Performance Fine-Grained Approach To SRAM Based FPGAs," Wescon '93 Conference Record, September 28-30, 1993, pp. 321-326.
	A. McKenzie et al., "A Versatile Application Bootload for Field Programmable SOC," Technical Developments, Motorola, Inc., Schaumburg, IL, Vol. 39, September 1999, pp. 77-79.
	R. May et al., "FPGA Configuration Data Manipulation," Technical Developments, Motorola, Inc., Schaumburg, IL, Vol. 39, September 1999, p. 80.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.